BALLISTIC MISSILE
DEFENSE ORGANIZATION
7100 Defense Pentagon
Washington, D.C. 20301-7100

GEORGIA TECH GT-VSF VLSI DESIGN VERIFICATION DOCUMENT

VLSI DEVELOPMENT REPORT REPORT NO. VDR-0142-90-006 JULY 19, 1990

GUIDANCE, NAVIGATION AND CONTROL DIGITAL EMULATION TECHNOLOGY LABORATORY

Contract No. DASG60-89-C-0142
Sponsored By
The United States Army Strategic Defense Command


COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332-0540

Approved for Public Release
Distribution Unlimited

Contract Data Requirements List Item <u>A006</u>
Period Covered: <u>Not Applicable</u>
Type Report: <u>As Required</u>

20010829 008



GEORGIA TECH GT-VSF VLSI DESIGN VERIFICATION DOCUMENT

JULY 19, 1990

Amar Ghori

COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332–0540

Eugene L. Sanders USASDC

Contract Monitor

Cecil O. Alford Georgia Tech Project Director

Copyright 1990

Georgia Tech Research Corporation (GTRC)

Centennial Research Building

Atlanta, Georgia 30332

GEORGIA TECH GT-VSF VLSI DESIGN VERIFICATION DOCUMENT

INTRODUCTION

There are eleven (11) Georgia Tech VLSI designs (see Table 1) in the AHAT Program. Each of these designs has been produced by Georgia Tech using the Genesil Silicon Compiler. Each design has passed the design verification process at Silicon Compiler Systems / Mentor Graphics and each has been fabricated in a bulk CMOS process (fabrication of certain chips was not complete when this document was released). Each of the Georgia Tech designs listed in Table 1 is being delivered to USASDC and to the Harris Corporation for conversion and fabrication in a rad—hard process. The program under which this work is done is AHAT (Advanced Hardened Avionics Technology). This document includes design information for the Georgia Tech spatial filter chip, GT–VSF.

Table 1. Georgia Tech Chip Set for AHAT

| Design | DV Passed | Tape Delivered | Fabricated | Tested |
|---------|-----------|----------------|------------|--------|
| GT-VFPU | 1/17/89 | 5/10/90 | 5/19/89 | 4/4/90 |
| GT-VNUC | | | | |
| GT-VTF | | | | |
| GT-VTHR | | | | |
| GT-VCLS | 1/26/90 | 7/12/90 | 7/13/90 | |
| GT-VCTR | 2/8/90 | 7/12/90 | 7/13/90 | |
| GT-VIAG | | | | |
| GT-VDAG | | | | |
| GT-VSNI | 1/17/89 | 5/23/90 | 4/14/89 | 4/4/90 |
| GT-VSM8 | 1/17/89 | 6/8/90 | 5/6/89 | 4/4/90 |
| GT-VSF | 9/12/89 | 7/19/90 | 7/13/90 | |

DV CHECKLIST

| 1. DV CONTROL NUMBER : | | | | | |
|--|-----------------------------|--|--|--|--|
| 2. CUSTOMER INFORMATION | 1 | | | | |
| Customer Name: Georgia Tech | Chip Name: GT-VSF (Sfilter) | | | | |
| Address: 400 10th Street | FAX: (404) 894-3120 | | | | |
| CRB Room 377 | | | | | |
| Atlanta, GA 30332 | • | | | | |
| Project Manager: Dr. C.O. Alford | Phone: (404) 894-2505 | | | | |
| Design Engineer: Amar Ghori | Phone: (404) 894-2527 | | | | |
| | Phone: | | | | |
| Test Engineer : Joseph Chamdani | Phone: (404) 894-2527 | | | | |
| 3. SERVICES INFORMATION | | | | | |
| XX Design Verification Service only. PO # | | | | | |
| Prototype Service and Design Verification. | P0 # | | | | |
| 1.8% Maintanece | | | | | |
| SCS Test Foundry Test Customer Test | | | | | |
| When DV is complete, send verified physical database tape to | | | | | |
| Customer(Y) N Silicon Vendor Y N | Y | | | | |
| A. DV CONTACT: | Phone: | | | | |

| 5. | REGRE | ESSION |
|----|------------|---|
| | 5.1 | GENESIL Version: 7.1 |
| | E 0 | None of Secretor Loca from recompile: DV Session, Loc |
| | E 2 | Table DV regression CVD: DV regression UVI (similation and ciming) |
| | 5.4 | Size of database (MB): Density: 5250 1600 1800 |
| | ••• | Tar XX wbak Apollo Cartridge |
| | | (compressed) Sum Cartridge XX |
| _ | ET INC | FIGNAL INFORMATION (check when included) |
| Ο. | rono. | THINK THE COMMENT OF THE PARTY |
| | a 4 | Key Parameters : |
| | 8.2 | DV_pin_description :XX |
| | | Block Diagram :XX |
| | 8.4 | Functional Description :XX |
| | - | million Diamond of Ding . |
| | 0.5 | Annotated Views: XX Annotated Schematics: XX |
| | 6.6 | Chip Text Specification on tape : Density: 6250 1600 TK50 |
| | 6.7 | Apollo Cartridge |
| | | Sun Cartridge_XX |
| | | |
| 7. | PHYS | ICAL INFORMATION |
| | | upl_ctox |
| | 7.1 | Fabline Name : HP1-CIOA |
| | | Customer-Specific: Y (N) Fabline GENECAL Directory on tape: Y (N) |
| | | |
| | | Fabline GENESIL Directory on tape : Y |
| | | |
| | | Fabline Calibration Status: Production: XX Beta: Alpha: |
| | | NOTE: If not a production fabline, then approval from SCS is required. |
| | | NUIE: 11 not 2 production 12011ne, calen approved 2202 000 15 |
| | | Plots: (check when included or indicate filename) |
| | 7.2 | Chip Route (D size): XX Bonding Diagram (B size): XX |
| | | • · · · · · · · · · · · · · · · · · · · |
| | | Filename: route 1.031 Filename: hond 1.031 |
| | | Filename: route 1031 Filename: home |
| | | 335v311 square-mils |
| | 7.3 | Die Size: Reported Die Size: 335x311 square-mils |
| | | Maximum Acceptable Die Size (± 2%): 394x394 square-mils |
| | | Minimum Acceptable Die Size (± 2%): 234x234 square-mils |
| | | Spec 4mcluded? Y (N) |
| | 7.4 | GENESIL Package Name : <u>CPGA100e</u> Spec included? Y (N) |
| | | Cavity/Well Size : 434 mils by 434 mils |
| | | Non-GENESIL Supplied Package? Y (N) Text Spec included on tape? Y |
| | | Vendor Name/Part # : KYOCERA KD-82258B Foundry Approval? (Y) N |
| | | |
| | 7.8 | External Block: None |
| | | |
| | 7.6 | B LRAM: Y (N) LROM: Y (N) LPLA: Y (N) LogicCompiler Blocks: (Y) N |
| | | |
| | 7.7 | Test Pad (PM Pad) is included? (Y) N (Required for PS) |

| | 7.8 | Power Pad: 2 pair of Core Power 5 pair of Ring Power Pad +1 ring VDD Pad |
|----|------------------|---|
| | | NP protection for nwell pad? Y N |
| | | Error in PADRING.033 (PADRING.DRC)? Y (N) Hardcopy attached? Y (N) |
| | | ESD requirements Normal Approved by SCS? Y |
| 8. | FLEC | TRICAL INFORMATION |
| | 8.1 | Chip Frequency Specified in netlist: 10 MHz Target frequency: 3 MHz |
| | 8.2 | Power Dissipation: GENESIL= 0.8 W at 10 MHz Spec= W at MHz |
| | 8.3 | Operating Voltage: from 4.5 Volts to 5.5 Volts |
| ٥. | SIMU | LATION |
| | 9.1 | Number of Clocking Regimes : |
| | 1 2 3 4 | Clock Pad Name DIV/NO_DIV Ext Clock Name Int PHASE_A/PHASE_B Name pixelclk No_DIV Pixel_clk PHASE_A/PHASE_B |
| | 5 | |
| | 9.2 | Simulation Setup Files: |
| | | Name:Listings attached: |
| | | Description: |
| | | |
| | | Affected Tests: |
| | | Name:Listings attached: |
| | | Description: |
| | | |
| | | Affected Tests: |

| | Name: Listings attached: |
|----|--|
| | Description |
| | Description: |
| | |
| | |
| | Affected Tests: |
| | Test Vector Set: |
| | 1980 Yeckol Deu. |
| | Total No. of Vectors: 22,602 |
| | NOTE: Test vectors written one phase per vector have a maximum |
| | test frequency on the IMS Tester of 10 MHz. |
| | Test vectors written one cycle per vector have a maximum |
| | test frequency on the IMS Tester of 20 MHz. |
| | · |
| | Name: add test_trace No of vectors: 164 |
| | Description: manufacturing test for address |
| | |
| | |
| | Portions of Chip Tested: adders |
| | |
| 2 | Pass with GSL model? XX Use for PS testing? Y N Pass Fight Test? Name: coefftest_trace No of vectors: 671 |
| • | Description: |
| | coefficient testing |
| | |
| | Portions of Chip Tested: |
| | Torons of only respect. |
| | |
| | Pass with GFL model? _x_ |
| | Pass with GSL model? x Use for PS testing? Y N |
| | Pass Fight Test? |
| ١. | . Name: dead pix_trace No of vectors: 194 |
| | Description: |
| | dead pixel condition testing |
| | |
| | Portions of Chip Tested: |
| | The state of the s |
| | |
| | Pass with GFL model? XX |
| | Pass with GSL model? XX Use for PS testing? Y N |
| | Page Fight Tost? |

| | | E | No of vectors | 130 |
|--|--|-----------|-----------------------------|-------|
| | frame 10x10 trac | | | |
| | | | | |
| | | | | |
| | | | | |
| Portion | ns of Chip Tested: | | | |
| | | | | |
| | | | | |
| Pass W. | th GFL model? xx | | ; | |
| PASS W. | th GSL model? XX | Use for I | PS testing? Y | N |
| Pass F: | ight Test? | | | |
| | | | | |
| lame: . | frame10x128 trace | | No of vectors | 680 |
| | otion: | | | |
| | | | | |
| | | | | |
| ortion | ns of Chip Tested: _ | | | |
| | | | | |
| | | | | |
| ass w | th GFL model? XX | | | |
| 255 W. | th GSL model? XX | Use for l | PS testing? Y | N |
| | ght Test? | | • • | |
| | | | | • |
| Name: . | frame 128x128 trac | e | No of vectors | 16552 |
| Descri | otion: | | | |
| | | | | |
| |)CION: | | | |
| _ | otion: | | | |
| | ocion: | | | |
| | | | | |
| | ns of Chip Tested: _ | | | |
| | | | | |
| Portion | ns of Chip Tested: | | | |
| Portion | ns of Chip Tested: | | | |
| Pass w | ns of Chip Tested: | | | |
| Pass w | ns of Chip Tested: | | | |
| Pass with Pass Fi | ith GFL model? _XX ith GSL model? _XX ight Test? | Use for | PS testing? Y | N . |
| Pass with Pass Fi | th GFL model? _XX ith GSL model? _XX ight Test? | Use for | PS testing? Y | N |
| Pass with Pass Fi | ith GFL model? _XX ith GSL model? _XX ight Test? | Use for | PS testing? Y | N |
| Pass with Pass Fi | th GFL model? _XX ith GSL model? _XX ight Test? | Use for | PS testing? Y | N |
| Pass with Pass Finance | th GFL model? _XX ith GSL model? _XX ight Test? | Use for | PS testing? Y | N |
| Pass was France: , Descri | th GFL model? XX th GSL model? XX th GSL model? XX ight Test? frame 13x15 trace | Use for 1 | PS testing? Y No of vectors | N |
| Pass w Pass w Pass F: Name: | th GFL model? _XX ith GSL model? _XX ight Test? | Use for 1 | PS testing? Y No of vectors | N |
| Pass w Pass w Pass F: Name: | th GFL model? XX th GSL model? XX th GSL model? XX ight Test? frame 13x15 trace | Use for 1 | PS testing? Y No of vectors | N |
| Pass w. Pass F: Name: Descri | th GFL model? XX th GSL model? XX th GSL model? XX tght Test? frame 13x15 trace ption: | Use for 1 | PS testing? Y No of vectors | N |
| Pass w. Pass F: Name: , Descri | th GFL model? XX th GSL model? XX th GSL model? XX ight Test? frame 13x15 trace | Use for | PS testing? Y No of vectors | N |

| N 71 |
|---------------------------------------|
| N 71 |
| N 71 |
| N 71 |
| N 71 |
| 71 |
| N 71 |
| 71 |
| 71 |
| |
| |
| |
| |
| |
| |
| · · · · · · · · · · · · · · · · · · · |
| |
| |
| |
| |
| N |
| |
| • |
| : 500 |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| N |
| |
| . 433 |
| :433 |
| |
| |
| |
| |
| |
| |
| |
| |
| N |
| |

| | multb trace | | _ No of vectors | 400 |
|--|-------------------------|-------------|-----------------|-------|
| Description: | - 1+ D ++ | | | |
| | mult B test | ing | | |
| | | | | |
| Pambilana af | Chin Tested. | | | |
| Per-cions of | Chip lested: | | | |
| | | | : | · |
| | L model? XX | | : | |
| Pass with GS | L model? XX | Use for PS | testing? Y | n |
| | lest? | | _ | |
| | | | | 000 |
| Vame: | multc trace | | _ No of vectors | 293 |
| Description: | 1. 2 | • | | |
| | mult C test | ing | | |
| | G . (| | | |
| fortions of | Chip lested: _ | | | |
| | <u></u> | | | |
| Page with GF | L model? xx | | | |
| | | Use for PS | testing? Y | N · |
| Pass Fight T | | | | |
| • | | | | |
| lane: | multd_trace | | _ No of vectors | :267_ |
| Description: | | | | |
| Description: | _mult D test | ing | | |
| | | | | |
| *** | | | | |
| Portions of | Chin Tested: | | | |
| | | | | |
| | | | | |
| | | | | |
| | L model? XX | | | |
| Page with GS | L model? xx | Use for PS | testing? Y | N |
| Page with GS | L model? xx | Use for PS | testing? Y | N |
| Pass with GS Pass Fight T | L model? XX | | | |
| Pass with GS Pass Fight T | L model? XX Cest? | | _ No of vectors | |
| Pass with GS Pass Fight T | L model? <u>xx</u> est? | | | |
| Pass with GS Pass Fight T | L model? XX Cest? | | _ No of vectors | |
| Pass with GS Pass Fight T | L model? <u>xx</u> est? | | _ No of vectors | |
| Pass with GS Pass Fight T Name: Description: | L model? <u>xx</u> est? | | _ No of vectors | |
| Pass with GS Pass Fight T Name: Description: | out_traceoutput test | | _ No of vectors | |
| Pass with GS Pass Fight T Name: Description: Portions of | Chip Tested: | | _ No of vectors | |
| Pass with GS Pass Fight T Name: Description: Portions of | Chip Tested: | ing | _ No of vectors | :197 |

| 16. | Name: | pipetest_trace | No of vectors:1074 |
|-------|-------------|---------------------------------------|----------------------------|
| | Description | Pipe testing | |
| | | Pipe testing | |
| | | | |
| | Portions of | Chip Tested: | |
| | | FL model? XX | |
| | | | for PS testing? Y N |
| | Page Fight | | |
| | ¥ | | War and are advanced |
| 1 7 . | | | No of vectors: |
| | Description | | |
| | Portions of | Chip Tested: | |
| | | | |
| | | FL model? | |
| | | | for PS testing? Y N |
| | Pass Fight | Test? | |
| | | | • |
| 8. | | | No of vectors: |
| | | | |
| | Description | 1: | |
| | | | |
| | | | |
| | Portions of | Chip Tested: | |
| | Pass with G | FL model? | for PS testing? Y N |
| | Pass Fight | | or 15 octume. |
| l. | IMS Groupin | g within limitation? | Y N (Required for PS only) |
| • | Tester cloc | k frequency = 3 MHz | |
| 3 | Signals tha | at must be glitch free: | : Y N |
| | | | Ran GSL with |
| | | | glitch detection |
| | Signal Nam | le | feature on? |
| | | - | |
| 1 | • | | Y N |
| 2 | • | · · · · · · · · · · · · · · · · · · · | Y N |
| 3 | • ——— | | Y N |
| | | | |
| 5 | | | Y N |

| Critical Boundary Conditions: List critical paths here or annotate the timing report. Attach additional pages if needed. Clock Name: Pixel_clk report 1. Phase 1 High | Critical Boundary Conditions: ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report Phase 1 High | Critical Boundary Conditions: ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report limit (± 5%) report limit () Phase 1 High | | | Listings at | |
|--|--|--|----------------------|----------------|-----------------------|----------------|
| Critical Boundary Conditions: List critical paths here or annotate the timing report. Attach additional pages if needed. Clock Name: Pixel_clk report 1. Phase 1 High | Critical Boundary Conditions: ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report Pixel_clk report 165 ns Phase 2 High 162.7 ns 165 ns Symmetric Cycle 325.5 ns 330 ns Minimum Cycle 267.4 ns 330 ns utputs Signal Name load (pF) delay limit report puts Signal Name setup hold report/limit report | Critical Boundary Conditions: ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report Pixel_clk report Phase 1 High | | | | |
| Critical Boundary Conditions: List critical paths here or annotate the timing report. Attach additional pages if needed. Clock Name: Pixel_clk report 1. Phase 1 High | Critical Boundary Conditions: ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report Phase 1 High | Critical Boundary Conditions: ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report limit (± 5%) report limit () Phase 1 High | | | | |
| List critical paths here or annotate the timing report. Attach additional pages if needed. Clock Name: Pixel_clk report limit (± 5%) report limit 1. Phase 1 High 162.7 ns 165 ns 2. Phase 2 High 162.7 ns 165 ns 3. Symmetric Cycle 325.5 ns 330 ns 4. Minimum Cycle 267.4 ns 330 ns Outputs Signal Name load (pF) delay 1 2 | ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report 104.7ns 165 ns 105.7 ns 165 ns Symmetric Cycle 325.5 ns 330 ns Minimum Cycle 267.4 ns 330 ns utputs Signal Name load (pF) delay li | ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report limit (± 5%) report limit () Phase 1 High | | | | |
| List critical paths here or annotate the timing report. Attach additional pages if needed. Clock Name: Pixel_clk report limit (± 5%) report limit 1. Phase 1 High 162.7 ns 165 ns 2. Phase 2 High 162.7 ns 165 ns 3. Symmetric Cycle 325.5 ns 330 ns 4. Minimum Cycle 267.4 ns 330 ns Outputs Signal Name load (pF) delay 1 2 | ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report 104.7ns 165 ns 105.7 ns 165 ns Symmetric Cycle 325.5 ns 330 ns Minimum Cycle 267.4 ns 330 ns utputs Signal Name load (pF) delay li | ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report limit (± 5%) report limit () Phase 1 High | | | | |
| List critical paths here or annotate the timing report. Attach additional pages if needed. Clock Name: Pixel_clk report limit (± 5%) report limit 1. Phase 1 High 162.7 ns 165 ns 2. Phase 2 High 162.7 ns 165 ns 3. Symmetric Cycle 325.5 ns 330 ns 4. Minimum Cycle 267.4 ns 330 ns Outputs Signal Name load (pF) delay 1 2 | ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report 104.7ns 165 ns 105.7 ns 165 ns Symmetric Cycle 325.5 ns 330 ns Minimum Cycle 267.4 ns 330 ns utputs Signal Name load (pF) delay li | ist critical paths here or annotate the timing report. ttach additional pages if needed. lock Name: Pixel_clk report limit (± 5%) report limit () Phase 1 High | | | | |
| Attach additional pages if needed. | | | Critical Boundary C | Conditions: | • | |
| Attach additional pages if needed. | | | list switten wette | home on annual | aka kha kimina masant | |
| Pixel_clk Pixel_clk | Pixel_clk | Pixel_clk | | | | • |
| Phase 1 High | report limit (± 5%) report limit (Phase 1 High 104.7ns 165 ns Phase 2 High 162.7 ns 165 ns Symmetric Cycle 325.5 ns 330 ns Minimum Cycle 267.4 ns 330 ns steputs Signal Name load (pF) delay limit report/limit report/limit report/ | Phase 1 High | | | | |
| 1. Phase 1 High | Phase 1 High | Phase 1 High | Clock Name: | Pixelcl | <u>k</u> | |
| 1. Phase 1 High | Phase 1 High | Phase 1 High | | | | 5. |
| 2. Phase 2 High | Phase 2 High | Phase 2 High | 4 Dhana 4 Wish | 104 7no | | |
| 3. Symmetric Cycle 325.5 ns 330 ns 33 | Symmetric Cycle 325.5 ns 330 n | Signal Name South Sign | | | 165 | |
| A. Minimum Cycle 267.4 ns 330 ns Outputs Signal Name load (pF) delay 1 3. | Minimum Cycle 267.4 ns 330 ns steputs Signal Name load (pF) delsy li Signal Name setup hold report/limit report | Minimum Cycle 267.4 ns 330 ns signal Name load (pF) delay lin signal Name setup hold report/limit report, | | | 220 == | |
| Signal Name load (pF) delay 1 2. 3. 4. 5. 6. 7. 8. 9. 9. 1. 1. 2. 2. 4. 5. 6. 7. 8. 9. 9. 9. 1. 1. 1. 2. 4. 5. 6. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. | Signal Name load (pF) delay li | Signal Name load (pF) delay lind a setup hold report/limit report/ | | | 220 | |
| Signal Name load (pF) delay 1 2. 3. 4. 5. 6. 7. 8. 8. 8. 9. 9. 1. 1. 1. 1. 1. 1. 2. 1. 3. 4. 5. 6. 6. 6. 6. 6. 6. 7. 8. 8. 8. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. | Signal Name load (pF) delay li | Signal Name load (pF) delay lind a point of the state of | a. Management Cycle | <u> </u> | <u> </u> | |
| Signal Name load (pF) delay 1 2. 3. 4. 5. 6. 7. 8. 8. 8. 9. 9. 1. 1. 1. 1. 1. 1. 2. 1. 3. 4. 5. 6. 6. 6. 6. 6. 6. 7. 8. 8. 8. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. | Signal Name load (pF) delay li | Signal Name load (pF) delay lind a point of the state of | Outputs | | | |
| Inputs Signal Name setup holy report/limit report A | Signal Name setup hold report/limit report | Signal Name Setup hold report/limit report | | Name | load (pF) d | elav lim |
| Inputs Signal Name setup holy report/limit report 3. | Signal Name setup hold report/limit report | Signal Name Setup hold report/limit report | | | _ | , |
| Inputs Signal Name Setup holy report/limit report A | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report. | | | | |
| Inputs Signal Name Setup holy report/limit report A | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report. | | | | |
| Signal Name setup holy report/limit report. | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report. | | | | |
| Inputs Signal Name Setup holy report/limit report | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report. | 5 | | | |
| Inputs Signal Name Setup holy report/limit report A | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report. | B | | | |
| Inputs Signal Name Setup holy report/limit report | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report. | 7. | | | |
| Inputs Signal Name Setup holy report/limit report | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report. | | | | |
| Signal Name setup holy report/limit report. 2 | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report. | | | | |
| Signal Name setup hol report/limit report 2. | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report, |) | | | |
| Signal Name setup hol report/limit report 2. | Signal Name setup hold report/limit report | Signal Name setup hold report/limit report, | | | | |
| report/limit report 2. | report/limit report | report/limit report, | _ | N | | |
| | | | bighai | Name | | |
| | | | 1. | | | - . |
| 3. | | | • | | | |
| 5 | | | • | | | |
| 7 | | | 4. | | | |
| 7 | | | 5 | | | |
| 7 | · | | | | | |
| 3 | · | | | | | |
| | | | _ | | | |
| | | | _ | | | |
| | · | | | | | |

11. DC CHARACTERISTICS

| PARAME | TERS DESCRIPTION | CONDITIONS 0 to 70 | CONDITIONS -65 to +125 | MIN | MAX |
|-----------------------|---|--|--|---------------|-----------------------|
| DATA P | AD INPUT ONLY | | | | |
| VIH | Input High Voltage | , | | 2.0V | |
| VIL | Input Low Voltage | | | | o.gv |
| IIL | Input Leakage | VBS <vin<vdd< td=""><td>Ves<vin<vdd< td=""><td>-10uA</td><td>10uA</td></vin<vdd<></td></vin<vdd<> | Ves <vin<vdd< td=""><td>-10uA</td><td>10uA</td></vin<vdd<> | -10uA | 10uA |
| CIN | Input Capacitance | | | | 6.Opf |
| DATA F | AD OUTPUT ONLY | | | | |
| VOH | Output High Voltage | VDD= 4.5V | VDD= 4.5V | 2.4V | |
| VOL | Output Low Voltage | VDD= 4.5V IOL= 6mA | VDD= 4.5V IOL= 5mA | | 0.4V |
| IOZ | Output Leakage | VSS <vout<vdd< td=""><td>VBS<vout<vdd< td=""><td>-10uA</td><td>10uA</td></vout<vdd<></td></vout<vdd<> | VBS <vout<vdd< td=""><td>-10uA</td><td>10uA</td></vout<vdd<> | -10uA | 10uA |
| | current(high Z) | | • | | |
| COUT | Output Capacitance | | | | 7.Opf |
| DATA F | AD INPUT/OUTPUT | | | | |
| VOH | Output High Voltage | VDD= 4.5V | VDD= 4.5V | 2.4V | |
| VOL | Output High Voltage Output Low Voltage | VDD= 4.5V IOH=-2.2 VDD= 4.5V IOL= 6mA | VDD= 4.5V ICH=-2mA VDD= 4.5V ICL= 5mA | 2.4V | 0.4V |
| VOL | Output Low Voltage | IOH=-2.2 VDD= 4.5V | IOH=-2mA VDD= 4.5V | 2.4V 2.0V | 0.4V |
| VOL. | Output Low Voltage Input High Voltage | IOH=-2.2 VDD= 4.5V | IOH=-2mA VDD= 4.5V | | 0.4V 0.8V |
| VOL | Output Low Voltage Input High Voltage Input Low Voltage Output leakage | IOH=-2.2 VDD= 4.5V | IOH=-2mA VDD= 4.5V | | 0.87 |
| AIH AOIT | Output Low Voltage Input High Voltage Input Low Voltage | IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>0.8V 10u/</td></vout<vdd<> | IOH=-2mA VDD= 4.5V IOL= 5mA | 2.0V | 0.8V 10u/ |
| VOL. | Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacita | IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>o.sv</td></vout<vdd<> | IOH=-2mA VDD= 4.5V IOL= 5mA | 2.0V | o.sv |
| VOL. VIH VIL. 10Z CIO | Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacita | IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>0.8V 10uA 7.0pi</td></vout<vdd<> | IOH=-2mA VDD= 4.5V IOL= 5mA | 2.0V | 0.8V 10uA 7.0pi |
| VOL. VIH VIL 10Z CIO | Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacita PAD | IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V -10uA</td><td>0.8V 10u/ 7.0pi</td></vout<vdd<> | IOH=-2mA VDD= 4.5V IOL= 5mA | 2.0V -10uA | 0.8V 10u/ 7.0pi |
| VOL. VIH VIL 10Z CIO | Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacita PAD Input High Voltage | IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V -10uA</td><td>0.8V 10uA 7.0pi</td></vout<vdd<> | IOH=-2mA VDD= 4.5V IOL= 5mA | 2.0V -10uA | 0.8V 10uA 7.0pi |

NUTE: All parameters at a supply voltage of VDD = $5V \pm 10\%$.

| 12. | Pre-Verification Comments | |
|-----------------------------|---|--|
| | Three sets of vector files are provide | d as explained below |
| | 'name'.083 = normal vector file create | d_from089_file |
| | <u>'name'_trace_083 = trace_object_file</u> | |
| | 'name trace.call 083 = collapsed trace | file using |
| | "collapse" program. | |
| 12 | CUSTOMER APPROVAL | |
| Cus cha: Des: Teri | undersigned understands that if any design changes at tomer subsequent to this sign-off, the Customer is li- rges imposed by Silicon Compiler Systems as agreed to ign Verification Terms & Conditions or the Prototype is ms & Conditions. In addition, such changes require the reted from the beginning, which results in extended DV | able for any in either the Services e DV process to be |
| | Customer Approval: Aufhoi Title: Research: Engineer- | Date 8 , 30, 89 |
| 14. | SCS APPROVAL Pre-Verification Comments | |
| | | |
| | SCS Approval: Regional Field Application Consultant | Date/ |
| | SCS Approval: | Date// |

GT-VSF: SPATIAL FILTER

INTRODUCTION

The Spatial Filter chip implements a 9-point bi-symmetric filter. The purpose of this chip is to eliminate or suppress noise in the image frame through spatial filtering. The chip is designed to handle arbitrary frame sizes from 5x5 pixels upto 128x128 pixels. Frame size is determined automatically by the chip based on incoming signals and the chip is appropriately configured. The chip is also designed to handle dead pixels between consequetive rows as well as dead pixels between consequetive frames. The chip accepts a 16-bit unsigned pixel intensity as input and provides a 17-bit filtered output in sign magnitude format. Filter coefficients are loaded into the chip through the host. The host may also read back these coefficients at any time. Due to the nature of the algorithm, the chip introduces a latency of 130 clock cycles

FUNCTIONALITY

The exact I/O relation for this chip are as follows.

Let the filter coefficients be labelled as shown below and let Q be the output function of the chip.

Then,

$$Q(P_k) = A(P_{k-129} + P_{k-127} + P_{k+127} + P_{k+129}) + B(P_{k-128} + P_{k+128}) + C(P_{k-1} + P_{k+1}) + DP_k \qquad (1)$$

where,

$$P_n =$$
 The intensity of pixel n
 $Q(P_k) =$ The output intensity for pixel k

A causal form of equation (1) is:

$$Q(P_{k-129}) = A(P_{k-258} + P_{k-256} + P_{k-2} + P_k) + B(P_{k-257} + P_{k-1}) + C(P_{k-130} + P_{k-127}) + DP_{k-129}$$
 (2)

The primary function of the Spatial filter chip is to implement equation (2). Secondary requirements are listed below.

- (1). Filter coefficients must be loadable at all times.
- (2). Pixel intensities should be output every cycle after the initial latency. (3). The end of a frame should be signalled by the chip.
- (4). For the purpose of computation, frame edges behave as pixels with null intensity.

INPUT/OUTPUT

INPUTS

| <u>Signal</u> | <u>Timing</u> | <u>Description</u> |
|-----------------|---------------|--|
| Pixel_in[15:0] | V B(t) | Data signal denoting intensity of current pixel. |
| Begin_Frame_in | VB(t) | Active high. When active, it signals the beginning of current frame. |
| End_Frame_in | VB(t) | Active high. When active, it signals the end of current frame. |
| Begin_Row_in | VB(t) | Active high. When active, it signals the start of current row. |
| End_Row_in | ∨B(t) | Active high. When active, it signals the end of current row. |
| Reset | VB(t) | Active high. When active, it resets the chip. |
| Pixel_clk | N/A | Clock signal. |
| Addr[7:0] | V B(t) | Host address bus. |
| Ios | VB(t) | Host control signal for read/write interface. |
| Chip_Id[3:0] | VB(t) | 4-bit Chip Id. Used to select chip. |
| Dev_select[3:0] | ∀ B(t) | Host signal. Selects the chip if it matches chip-id |
| Ode | VB(t) | Output device enable. Host control signal. |

OUTPUTS

| C:1 | Tr: i | Description |
|--------|--------|-------------|
| Signal | Timing | Description |

| Pixel_out[15:0] | PROP | Data signal denoting intensity of pixel after filtering. |
|-----------------|-------|--|
| Begin_Frame_out | SB(t) | Active high. When active, it signals the beginning of current frame. |
| End_Frame_out | SB(t) | Active high. When active, it signals the end of current frame. |
| Begin_Row_out | SB(t) | Active high. When active, it signals the start of current row. |
| End_Row_out | SB(t) | Active high. When active, it signals the end of current row. |

BI-DIRECTIONAL

Data[15:0] SB(4)/VB(4) Host data bus. Used to read and write to chip.

CHIP DESIGN

The chip is composed of the following major components

<u>Pipe</u>: This is a 129 stage memory structure that stores incoming pixel intensities and makes them available to the computational element of the chip at the appropriate time. The pipe also contains control circuitry to determine the size of the incoming image frame and configures itself appropriately. This frame size is held constant till the chip is reset.

sumA: A simple computational module that adds the intensities that are to be multiplied by weight A.

$$sumA := P_k + P_{k-2} + P_{k-256} + P_{k-258}$$

sumB: This module adds the intensities that are to be multiplied by weight B.

$$sumB := P_{k-1} + P_{k-257}$$

sumC: This module adds the intensities that are to be multiplied by weight C.

$$sumC := P_{k-129} + P_{k-127}$$

multA: This module multiplies the output of sumA by coefficient A.

multB: This module multiplies the output of sumB by coefficient B.

multC: This module multiplies the output of sumC by coefficient C.

<u>multD</u>: This module multiplies P_{k-128} by coefficient D.

Output: This module adds the outputs from multA, multB, multC and multD, converts the result to sign magnitude form and sets the output to maximum intensity if overflow occurs.

<u>Host Interface</u>: This module provides the circuitry required to interface with a fast host. The interface is designed to handle a host whose clock speed is an integer multiple of the chip clock speed.

<u>Control</u>: This module provides address decoding, sequencing and other related features. Control signals to all of the above blocks are generated by this module.

LAYOUT, TIMING & POWER DISSIPATION

The design is implemented in NCR 1.0 micron VLSI process. The die size for this chip is 335x311 sq. mils. Preliminary timing figures show a cycle time of 275ns. Power dissipation is 0.8 Watts.

FUNCTIONAL TEST

The design was successfully tested with various image frames. The frames used are listed below.

| | Frame size | Туре |
|-------|------------|---|
| | 5x5 | Normal pixel intensities. |
| | 10x10 | Very high pixel intensities. |
| | 10x10 | Negative pixel intensities. |
| | 128x10 | Normal pixel intensities. |
| | 128x128 | Normal pixel intensities. |
| Scene | 19x17x2 | Dead pixels between frames. Second frame with very high pixel values. |
| | 10x10 | Dead pixels between rows. |

PACKAGING

The chip uses a 100 pin Ceramic Pin Grid Array.


```
Pin Description of Spatial Filter Chip (GT-VSF)
PAD_TYPE
                                                         TIMING
PIN_# ABBREVIATED NAME
                          SIGNAL_NAME
                          _____
                                          VDD CORNER
                          VDD
   1 VDD
                                                         SB/VB
                                         DATA IO
                          Data[5]
   2 Data[5]
                                         DATA IO
                                                         SB/VB
                          Data[6]
   3 Data[6]
                                                         SB/VB
                                        DATA IO
                          Data[7]
   4 Data[7]
                                                         SB/VB
                                        DATA IO
   5 Data[8]
                          Data[8]
                                        DATA IO
                                                         SB/VB
   6 Data[9]
                          Data[9]
                                                         SB/VB
                                        DATA IO
   7
      Data[10]
                          Data[10]
                                                         SB/VB
                                        DATA IO
                          Data[11]
   8
     Data[11]
                                         DATA IO
                                                         SB/VB
                          Data[12]
   9 Data[12]
  10 Data[13]
11 Data[14]
                                         DATA IO
                                                         SB/VB
                          Data[13]
                                                         SB/VB
                                          DATA IO
                          Data[14]
                                                         SB/VB
  12 Data[15]
                          Data[15]
                                          DATA IO
                          Pixel_in[0]
Pixel_in[1]
                                          DATA IN
                                                         VB
  13 Pxl_in[0]
                                          DATA IN
                                                         VB
  14 Pxl_in[1]
                          Pixel_in[2]
                                          DATA IN
                                                         VB
   15 Pxl_in[2]
                          Pixel_in[3]
Pixel_in[4]
                                          DATA IN
                                                         VB
   16 Pxl_in[3]
                                          DATA IN
                                                         VB
   17 Pxl_in[4]
                                          DATA IN
                                                         VB
   18 Pxl_in[5]
                          Pixel_in[5]
                          Pixel_in[6]
                                          DATA IN
                                                          VB
   19 Pxl_in[6]
                                          DATA IN
   20 Pxl_in[7]
                          Pixel_in[7]
                                          VSS RING
                          VSS
   21 VSS
                                          DATA IN
                          Pixel_in[8]
   22 Pxl in[8]
                                        DATA IN
                          Pixel_in[9]
                                                          VB
   23 Pxl_in[9]
                                          DATA IN
                          Pixel_in[10]
   24 Pxl in[10]
                          VSS
                                          VSS CORE
   25 VSS
                                          VSS CORNER
                           VSS
   26 VSS
                                          DATA IN
                                                          VΒ
   27 Pxl in[11]
                           Pixel in[11]
                                          DATA IN
                                                          VB
                          Pixel_in[12]
   28 Pxl in[12]
                                                          VB
                                          DATA IN
                          Pixel in[13]
   29 Pxl in[13]
                                          DATA IN
                                                         VB
   30 Pxl in[14]
                          Pixel in[14]
                                          DATA IN
                                                          VB
   31 Pxl_in[15]
                          Pixel in[15]
                          Multtest
                                          DATA IN
   32 Multtest
   33 VDD
                           VDD
                                          VDD RING
                                          DATA IN
                                                          VΒ
   34 Addtest
                           Addertest
   35 VDD
                           VDD
                                          VDD CLOCK
                                          VSS CLOCK
   36 VSS
                           VSS
                           Pixel_clk
   37 Pxl Clk
                                          CLOCK
   38 VDD
                                          VDD CORE
                           VDD
   39 N_reset
                                                          WA
                           N reset
                                          DATA IN
   40 Erow_in
                           End_row_in
                                          DATA IN
                                                          VB
   41 Brow_in
                           Begin_row_in
                                          DATA IN
                                                          VB
   42 VSS
                           VSS
                                          VSS RING
                                                          VB
   43 Bfrm_in
                           Begin frame in DATA IN
                                          DATA IN
                                                          VB
                          End frame in
   44 Efrm_in
                          Begin frame out DATA OUT
                                                          SB
   45 Bfrm_out
                           End_frame_out
                                          DATA OUT
                                                          SB
   46 Efrm_out
                           Begin_row_out
                                          DATA OUT
                                                          SB
   47 Brow out
                           0de
                                          DATA IN
   48 Ode
   49 -
   50 -
                           VDD
                                          VDD CORNER
   51 VDD
                                          DATA IN
                                                          VB
                           Ios
   52 Ios
                                          DATA OUT
                                                          SB
                           DR_n_aDR
   53 DR n aDR
                                          DATA OUT
                                                          SB
                           End_row_out
   54 Erow out
                                          DATA IN
                           Host_addr[4]
                                                          VB
   55 Host_adr[4]
                                          DATA IN
                                                          VB
     Host_adr[3]
                           Host_addr[3]
                                                          VB
                           Host addr[2]
                                          DATA IN
   57
      Host_adr[2]
                           Host addr[1]
                                          DATA IN
     Host_adr[1]
```

| gt_vsf | .pindesc | Tue | Jul 17 12:19: | 53 1990 | 2 |
|--------|-------------|-----|---------------|------------|-------|
| 59 | Host adr[0] | | Host_addr[0] | DATA IN | VB |
| 60 | Dev sel[0] | | Dev select[| | VB |
| 61 | Dev sel[1] | | Dev select[| | VB |
| 62 | Dev_sel[2] | | Dev select[| | VB |
| 63 | Dev sel[3] | | Dev select[| | VB |
| 64 | Pix_lsb[2] | | Pix lsb[2] | DATA OUT | SB |
| 65 | Pix lsb[1] | | Pix lsb[1] | DATA OUT | SB |
| 66 | Pix lsb[0] | | Pix lsb[0] | DATA OUT | SB |
| 67 | VDD | | VDD_ | VDD RING | |
| 68 | Pix msb[2] | | Pix msb[2] | DATA OUT | SB |
| 69 | Pix msb[1] | | Pix msb[1] | DATA OUT | SB |
| 70 | Pix msb[0] | | Pix msb[0] | DATA OUT | SB |
| 71 | Chip id[3] | | Chip id[3] | DATA IN | VB |
| 72 | Chip_id[2] | | Chip_id[2] | DATA IN | VB |
| 73 | Chip_id[1] | | Chip_id[1] | DATA IN | VB |
| 74 | Chip_id[0] | | Chip_id[0] | DATA IN | VB |
| 75 | Sign | | Sign | DATA OUT | SB |
| 76 | vss | | vss | VSS CORN | ER |
| 77 | VDD | | VDD | VDD CORN | ER |
| 78 | Pxl out[0] | | Pixel out[0 |] DATA OUT | SB |
| 79 | Pxl_out[1] | | Pixel_out[1 | DATA OUT | SB |
| 80 | Pxl out[2] | | Pixel_out[2 | DATA OUT | SB |
| 81 | Pxl out[3] | | Pixel_out[3 | DATA OUT | SB |
| 82 | Pxl_out[4] | | Pixel_out[4 |] DATA OUT | SB |
| 83 | Pxl out[5] | | Pixel_out{5 | DATA OUT | SB |
| 84 | Pxl_out[6] | | Pixel_out[6 |] DATA OUT | SB |
| 85 | Pxl_out[7] | | Pixel_out[7 | | SB |
| 86 | VDD_ | | VDD | VDD RING | |
| 87 | Pxl out[8] | | Pixel_out[8 | DATA OUT | SB |
| 88 | Pxl_out[9] | | Pixel_out[9 | | SB |
| 89 | Pxl_out[10] | | Pixel_out[1 | | SB |
| 90 | Pxl_out[11] | | Pixel_out[1 | | SB |
| 91 | Pxl_out[12] | | Pixel_out[1 | | |
| 92 | Pxl_out[13] | | Pixel_out[1 | | SB |
| 93 | VSS | | VSS | VSS RING | |
| 94 | Pxl_out[14] | | Pixel_out[1 | | SB |
| 95 | Pxl_out[15] | | Pixel_out[1 | | SB |
| 96 | Data[0] | | Data[0] | DATA IO | SB/VB |
| 97 | Data[1] | | Data[1] | DATA IO | SB/VB |
| 98 | Data[2] | | Data[2] | DATA IO | SB/VB |
| 99 | Data[3] | | Data[3] | DATA IO | SB/VB |
| 100 | Data[5] | | Data[4] | DATA IO | SB/VB |

Note:

TIMING = SB/VB means the bidirectional pad has SB output timing and (1) VB input timing.

TIMING = WA means valid at both clock phases, VA and VB.



Schematic of data-flow pipe









Fig. 1 /SFILTER/PIPE

















/SFILTER/PIPE/CONTROL




/SFILTER/PIPE/CONTROL/LATCHES





/SFILTER/PIPE/CONTROL/logic





Schematic of pipe/control (page 2/2)





Schematic of pipe/control (page 1/2)






Fig. 3 /SFILTER/MULTA



sfilter/multA/mult

1-14 3A



SFILTER/multA/add




Fig. 4 /SFILTER/MULTB





Fig. 4.4 sfilter/multB/mult



/SFILTER/multB/add

(d t &






Fig. 5 /SFILTER/MULTC



sfilter/multC/mult

Fig SA



Try 58 /SFILTER/multC/add




Fig. 6 /SFILTER/MULTD





Fig 6A sfilter/multD/mult



آرم و الله /SFILTER/multD/add





Fig. 8 /SFILTER/HOST-INTERFACE







Fig 81 sfilter/host-interface/wr-ctrl









Fig. 8B sfilter/host-interface/rd-ctrl



ξο ες sfilter/host-interface/dr-ctrl










Fig 8 p sfilter/host-interface/output













Fig. 9 /SFILTER/CONTROL















sfilter/control/state-machine













SFILTER/CONTROL/decoders (page 1)





SFILTER/CONTROL/decoders (page 2)
















$$\begin{split} s_0 &= (\overline{y}_1 \, \overline{y}_0 \, b_{r_{k-1}} + \, \overline{y}_0 \, e \,) \, \, reset \\ r_0 &= reset \, + \, b_f \, + \, y_1 \, y_0 \, b_{r_{k-1}} + \, \overline{y}_1 \, y_0 \, e_r \\ s_1 &= r_1 \, \widehat{\ } \{ (y_1 \, \overline{y}_0 \, \big)_{k-1} (\overline{y}_1 \, \overline{y}_0 \, \big)_k \, e_r \} \\ r &= reset \, + \, b \, + \, end-frame-in \, \, (last-row) \end{split}$$



Schematic of state-mach block



Schematic of state-mach

```
INFO: Selecting last corner used - 'GUARANTEED'
Operating condition changed: 60 deg C and 5.00v
  CLOCKS
                             Phase 2 High =
                   75.8ns
                                              117.5 ns
Phase 1 High =
Cycle (Ph1) =
                              Cycle (Ph2) =
                                               142.6ns
                 114.7ns
Minimum Cycle Time =
                                     Symmetric Cycle Time =
                        193.3ns
 ** Minimum Phase 1 High Time =
                                     75.8 ns (clockdelay:9.1ns (84.9-75.8))
                                fall
                                           84.9
pipe/mem1/fifo1/(internal)
                                           74.6
                                rise
pipe/mem1/fifo1/read fifo1
                                   rise
                                              74.5
pipe/control/logic/read fifol
pipe/control/logic/read_fifo1'
                                     rise
                                               63.5
pipe/control/logic/GB.LP.I_220
                                     fall
                                               62.9
pipe/control/logic/read_fifo2
                                              61.8
                                    rise
pipe/control/logic/read_fifo2'
                                     rise
                                             . 33.6
                                               31.7
pipe/control/logic/GB.LP.I_265
                                     fall
                                               31.1
pipe/control/logic/valid_pixel
                                     rise
                                     rise
                                               14.3
<pe/control/logic/valid_pixel'
                                               11.6
                                     rise
pipe/control/logic/GB.LP.I 139
                                               11.2
pipe/control/logic/GB.LP.I_165
                                            9.6
pipe/control/logic/PHASE A
                                rise
                                      8.0
    pixelclk/PHASE_A
                          rise
                                      0.0
           pixel_clk
                          rise
                                    117.5 ns (clockdelay:4.6ns (122.1-117.5))
 ** Minimum Phase 2 High Time =
multD/coeff_bank/(internal)
                                 fall
                                           122.1
                                rise
                                          120.7
multD/coeff bank/A_ADDR[1]
                                    120.5
control/read addr[1]
                          rise
control/read addr[1]'
                           rise
                                      56.4
 control/GB.LP.I_248
                          fall
                                     50.0
        control/read
                          rise
                                     49.0
 host_interface/read
                          rise
                                     48.4
                          rise
                                     15.3
host interface/read'
                                fall
host_interface/GB.LP.I_298
                                           14.3
host_interface/GB.LP.I_152
                                rise
                                           12.8
host_interface/GB.LP.I_161
                                           10.4
                                fall
host interface/GB.LP.I 290
                                rise
                                            9.8
                                            7.8
host interface/GB.LP.I 155
                                fall
host_interface/id[2]
                          fall
                                      5.4
  chip_id[2]/chip_id
                          fall
                                      5.1
 chip_id[2]/chip_id'
                          fall
                                      3.6
                          fall
                                      0.0
          Chip_id[2]
                                   114.7 ns (clockdelay: 9.4ns (124.0-114.7))
 ** Minimum Cycle (Ph1) Time =
multB/coeff_bank/225
                                  124.0
                                          122.1
*multB/coeff_bank/(internal)
                                fall
multB/coeff bank/A ADDR[1]
                              rise
                                        121.7
control/read_addr[1]
                        rise
                                  121.4
control/read_addr[1]'
                         rise
                                    57.3
 control/GB.LP.I_248
                        fall
                                   51.0
                                  50.0
        control/read
                        rise
 host interface/read
                        rise
                                  49.4
host_interface/read'
                        rise
                                  16.2
host_interface/GB.LP.I_298
                              fall
                                         15.2
host_interface/GB.LP.I_61
                             rise
                                        13.4
host interface/GB.LP.I_262
                              rise
                                         10.7
```

8.8

host interface/PHASE_A

```
8.0
    pixelclk/PHASE A
                         rise
                         rise
                                    0.0
           pixel clk
                                   142.6 ns (clockdelay:8.3ns (151.0-142.6))
 ** Minimum Cycle (Ph2) Time =
multD/coeff_bank/(internal)
                                fall
                                          151.0
multD/coeff_bank/A_ADDR[1]
                               rise
                                         150.5
control/read_addr[1]
                                  150.3
                                    86.1
control/read_addr[1]'
                         rise
                         fall
                                   79.8
 control/GB.LP.I 248
                                   78.8
        control/read
                        rise
 host interface/read
                                   78.2
                        rise
host_interface/read'
                         rise
                                   45.1
host_interface/GB.LP.I_298
                               fall
                                          44.0
                              rise
                                         42.3
host interface/GB.LP.I_61
                               fall
                                          39.8
*host_interface/(internal)
host_interface/GB.LP.I_54
                              rise
                                         39.6
host_interface/GB.LP.I_71
                              fall
                                         37.4
                              fall
                                         35.0
host interface/GB.LP.I 68
host interface/GB.LP.I_274
                               rise
                                          34.4
host interface/GB.LP.I_159
                               fall
                                          33.1
host_interface/GB.LP.I_276
                               rise
                                          32.2
host_interface/data_dis
                            fall
                                       31.0
                             fall
                                        16.8
host interface/data dis'
host interface/GB.LP.I_149
                               rise
                                          15.7
host_interface/GB.LP.I_294
                               fall
                                          13.8
host_interface/GB.LP.I_152
                                          12.8
                               rise
                                          10.4
                               fall
host_interface/GB.LP.I_161
                                           9.8
host_interface/GB.LP.I_290
                               rise
host_interface/GB.LP.I_155
                               fall
                                           7.8
                                    5.4
host interface/id[2]
                         fall
  chip_id[2]/chip_id
                         fall
                                    5.1
                         fall
                                    3.6
 chip_id[2]/chip_id'
                         fall
                                    0.0
           Chip id[2]
tv_clkrpt() DONE
CLOCK_PERIOD VIOLATIONS: 0
tv_verify_clk() DONE
  BACK
  SETUP HOLD
                                                 Phase_2
  Input name
                            Phase 1
                                              (setup) (hold)
                         (setup) (hold)
            Addertest
                                                 7.1
                                                         -1.3)
                                                  4.7
                                                          1.2)
      Begin_frame_in
                                                  5.7
                                                          1.2)
        Begin_row_in
                                               116.0
                                                         -6.5)
           Chip_id[0]
           Chip_id[1]
                                                         -6.9)
                                               116.4
           Chip_id[2]
                                               117.5
                                                         -8.0)
                                                         -5.1)
                                               114.5
           Chip_id[3]
                                                -1.0
                                                          3.3)
              Data[0]
                                                -0.2
                                                          2.1)
             Data[10]
                                                -0.1
                                                          1.9)
             Data[11]
                                                -0.2
                                                          2.1)
             Data[12]
                                                -0.8
                                                          2.9)
             Data[13]
                                                -0.3
                                                          2.3)
             Data[14]
```

```
-0.4
                                                                  2.3)
              Data[15]
                                                                  2.8)
                                                       -0.6
                Data[1]
                                                       -0.7
                                                                  2.9)
                Data[2]
                                                       -0.6
                                                                  2.8)
                Data[3]
                                                       -0.6
                                                                  2.8)
                Data[4]
                                                                  2.2)
                                                       -0.2
                Data[5]
                                                       -0.2
                                                                  2.2)
                Data[6]
                                                       -0.5
                                                                  2.5)
                Data[7]
                                                       -0.4
                                                                  2.4)
                Data[8]
                                                                  2.2)
                                                       -0.3
                Data[9]
                                                                 -6.5)
                                                      115.6
        Dev_select[0]
                                                                 -7.0)
        Dev_select[1]
                                                      116.1
                                                                 -7.1)
                                                      116.3
        Dev select[2]
                                                      113.5
                                                                 -4.4)
        Dev_select[3]
                                                        6.7
                                                                 -1.8)
         End frame_in
                                                       15.0
                                                                  0.2)
            End row_in
                                                                  3.5)
                                                       -0.3
          Host addr[0]
                                                                  3.5)
                                                       -0.2
          Host addr[1]
                                                                  3.5)
                                                       -0.3
          Host_addr[2]
          Host_addr[3]
                                                       -0.5
                                                                  3.8)
                                                        0.1
                                                                  3.2)
          Host addr[4]
                                                        1.9
                                                                  1.9)
                     Ios
                                                       47.1
                                                                 -6.6)
              Multtest
                                 ___
                                                                -10.5)
                                         -16.1)
                                                       20.8
                                21.2
                N reset
                                                                  0.3)
                                           ---)
                                                      107.8
                     Ode
                                                                  4.9)
                                                       -1.2
           Pixel in[0]
                                                       -0.9
                                                                  4.6)
          Pixel in[10]
                                                       -0.8
                                                                  4.5)
          Pixel in[11]
                                                       -0.4
                                                                  4.1)
          Pixel_in[12]
          Pixel_in[13]
Pixel_in[14]
                                                       -0.1
                                                                  3.8)
                                                       -0.6
                                                                  4.2)
                                                       -0.4
                                                                  4.0)
          Pixel in[15]
                                                       -1.6
                                                                  5.3)
           Pixel in[1]
                                                       -1.2
                                                                  4.9)
           Pixel in[2]
           Pixel_in[3]
                                                       -1.3
                                                                  5.0)
                                                                  5.3)
                                                       -1.5
           Pixel_in[4]
                                                       -1.3
                                                                  5.1)
           Pixel in[5]
                                                                  4.9)
           Pixel in[6]
                                                       -1.1
                                                       -1.2
                                                                  4.9)
           Pixel_in[7]
           Pixel_in[8]
                                                       -1.1
                                                                  4.8)
                                                       -1.0
                                                                   4.7)
           Pixel_in[9]
tv input() DONE
   BACK
   OUTPUT_DELAY
                                                                                     ---) (loa
                                                44.6)
                                                         (min2=
                                                                     --- max2=
Begin frame out
                     (min1=
                                25.8 \text{ max1}=
                                                         (min2=
                                                                                     ---) (loa
                                                                     --- max2=
                                31.3 \text{ max1}=
                                                50.1)
   Begin_row_out
                     (min1=
                                                                    19.6 max2=
                                                                                    26.3) (loa
                                19.6 max1=
                                                31.7)
                                                         (min2=
                     (min1=
         DR n aDR
                                                         (min2=
                                                                     0.0 \text{ max2} =
                                                                                    43.2)
                                                                                           (loa
                                 0.0 \text{ max1}=
                                                43.2)
          Data[0]
                     (minl=
                                                                     0.0 \text{ max2}=
                                                                                    43.0)
                                                                                          (loa
                                                         (min2=
                                 0.0 \text{ max1}=
                                                43.0)
         Data[10]
                     (min1=
                                                         (min2=
                                                                                    43.0) (loa
                                 0.0 max1=
                                                                     0.0 \text{ max2}=
                                                43.0)
         Data[11]
                     (minl=
                                                                     0.0 \text{ max2}=
                                                                                    43.0) (loa
                     (min1=
                                 0.0 \text{ max1} =
                                                43.0)
                                                         (min2=
         Data[12]
                                                         (min2=
                                                                     0.0 \text{ max2}=
                                                                                    42.9)
                                                                                           (loa
                                 0.0 max1=
                                                42.9)
                     (min1=
         Data[13]
                                                                     0.0 \text{ max2}=
                                                                                    42.9)
                                                                                          (loa
                                                         (min2=
                     (min1=
                                 0.0 \text{ max1}=
                                                42.9)
         Data[14]
                                                                                    42.9) (loa
                                 0.0 \text{ max1}=
                                                42.9)
                                                         (min2=
                                                                     0.0 \text{ max2} =
         Data[15]
                     (min1=
                                                                                    43.2) (loa
                                                                     0.0 \text{ max2}=
                                                         (min2=
                                                43.2)
                     (min1=
                                 0.0 \text{ max1}=
          Data[1]
                                                                                    43.2) (loa
```

0.0 max1=

(min2=

43.2)

0.0 max2=

7)

Data[2]

(min1=

```
43.2) (loa
                                                                  0.0 \text{ max2}=
                                                      (min2=
                    (min1=
                               0.0 \text{ max1}=
                                             43.2)
         Data[3]
                                                                                43.2) (loa
                                                                  0.0 \text{ max2} =
                               0.0 \text{ max1}=
                                              43.2)
                                                      (min2=
                    (min1=
         Data[4]
                                                                                43.1) (loa
                                                                  0.0 \text{ max2} =
                               0.0 \text{ max1}=
                                              43.1)
                                                      (min2=
                    (minl=
         Data[5]
                                                                                43.1) (loa
                                             43.1)
                                                      (min2=
                                                                  0.0 \text{ max2}=
                               0.0 \text{ max1}=
         Data[6]
                    (min1=
                                                                                43.1) (loa
                                                      (min2=
                                                                  0.0 \text{ max2}=
                               0.0 \text{ max1}=
                                             43.1)
                    (min1=
         Data[7]
                                                                                43.1) (loa
                                                                  0.0 \text{ max2}=
                                             43.1) (min2=
                               0.0 \text{ max1}=
                    (min1=
         Data[8]
                                                      (min2=
                                                                                43.0) (loa
                                                                  0.0 \text{ max2}=
                                              43.0)
                               0.0 \text{ max1}=
         Data[9]
                    (min1=
                                                                                 ---) (loa
                                                                  --- max2=
                                              32.8)
                                                      (min2=
  End_frame_out
                    (min1=
                              26.2 \text{ max1} =
                                                                                 ---) (loa
                                              35.8)
                                                                  --- max2=
                                                      (min2=
    End_row_out
                    (min1=
                              28.8 max1=
                                                      (min2=
                                                                 30.9 \text{ max2} =
                                                                               168.3) (loa
                    (min1=
                              30.9 \text{ max1}=
                                            188.5)
     Pix_lsb[0]
                                                                               168.4) (loa
                                                                 31.0 \text{ max2} =
                              31.0 \text{ max1} =
                                            188.6)
                                                      (min2=
                    (min1=
     Pix lsb[1]
                                                                               168.6) (loa
                                                                 31.1 \text{ max2} =
                                                      (min2=
                              31.1 \text{ max1}=
                                             188.7)
     Pix lsb[2]
                    (min1=
                                                                               168.9) (loa
                              30.3 max1=
                                                      (min2=
                                                                 30.3 \text{ max2} =
                                            189.1)
                    (min1=
     Pix msb[0]
                                                      (min2=
                                                                 30.3 \text{ max2} =
                                                                               170.1) (loa
                                             190.2)
                    (min1=
                              30.3 \text{ max1}=
     Pix msb[1]
                                                      (min2=
                                                                               170.9) (loa
                                                                 30.4 \text{ max2} =
                              30.4 \text{ max1} =
                                            191.1)
     Pix msb[2]
                    (min1=
                                                                               166.8) (loa
                                                      (min2=
                                                                 29.6 max2=
                              29.6 \text{ max1} =
                                            186.9)
   Pixel_out[0]
                    (min1=
                                                                               166.4) (loa
                                             186.6)
                                                                 29.3 max2=
                    (min1=
                              29.3 \text{ max1} =
                                                      (min2=
  Pixel out[10]
                                                                 28.9 max2=
                                                      (min2=
                                                                               166.0) (loa
                              28.9 max1=
                                            186.1)
                    (minl=
  Pixel out[11]
                                                      (min2=
                                                                 28.5 \text{ max2} =
                                                                               165.4) (loa
                              28.5 max1=
                                             185.6)
                    (min1=
  Pixel out[12]
                                                                               165.3) (loa
                                                      (min2=
                                                                 28.4 max2=
                                            185.5)
  Pixel_out[13]
                              28.4 max1=
                    (min1=
                                                                 28.3 max2=
                                                                               165.1) (loa
                              28.3 \text{ max1}=
                                                      (min2=
                                             185.3)
  Pixel out[14]
                    (min1=
                                                                               166.1) (loa
                                                                 28.2 \text{ max2}=
                                             186.3)
                                                      (min2=
                              28.2 \text{ max1} =
  Pixel_out[15]
                    (min1=
                                                                               166.7) (loa
                                                       (min2=
                                                                 29.5 \text{ max2} =
                    (min1=
   Pixel_out[1]
                              29.5 \text{ max1} =
                                             186.9)
                                                       (min2=
                                                                 30.4 \text{ max2} =
                                                                               167.8) (loa
                                            187.9)
                    (min1=
                              30.4 \text{ max1} =
   Pixel out[2]
                                                                 30.0 \text{ max2} =
                                                                               167.4) (loa
                                             187.5)
                                                      (min2=
   Pixel out[3]
                    (min1=
                              30.0 \text{ max1}=
                                                                               167.2) (loa
                                                      (min2=
                                                                 29.9 \text{ max}2=
   Pixel out[4]
                    (min1=
                              29.9 \text{ max1} =
                                             187.4)
                                                                               167.1) (loa
                                                      (min2 = 29.8 max2 =
                              29.8 \text{ max1} =
                                             187.2)
   Pixel_out[5]
                    (min1=
                                                                               166.9) (loa
                                                       (min2=
                                                                 29.7 \text{ max2} =
                              29.7 \text{ max1} =
                                             187.1)
                    (min1=
   Pixel_out[6]
                                                      (min2=
                                                                 29.6 max2=
                                                                               166.8) (loa
                              29.6 \text{ max1} =
                                             187.0)
                    (min1=
   Pixel out[7]
                                                      (min2=
                                                                 29.5 \text{ max2} =
                                                                               166.7) (loa
   Pixel_out[8]
                                             186.8)
                    (min1=
                              29.5 \text{ max1} =
                                                                 29.4 max2=
                                                                               166.5) (loa
                                                      (min2=
                                             186.7)
   Pixel out[9]
                    (minl=
                              29.4 \text{ max1} =
                    (min1=
                                                                 51.9 \text{ max2} =
                                                                               134.6) (loa
                                                      (min2=
                              51.9 \text{ max1} =
                                             154.7)
            Sign
tv_output() DONE
  BACK
  VIOLATIONS
INPUT VIOLATIONS: 0
tv_verify_input() DONE
OUTPUT VIOLATIONS: 0
tv_verify_output() DONE
Internal hold time check (Margin=1.7ns)
INFO: 4814 Phase_1 latches checked; 0 violations detected
INFO: 4966 Phase 2 latches checked; 0 violations detected
INFO: No internal hold time violations detected.
Internal hold time check done.
NO VIOLATIONS.
INFO:Selecting last corner used - 'GUARANTEED'
Operating condition changed: 150 deg C and 4.50v
  CLOCKS
Key Parameters (set 122) Modified
                                 Phase 2 High =
                                                    162.7 ns
Phase 1 High =
                    104.7ns
Cycle (Ph1) =
                   158.8ns
                                  Cycle (Ph2) =
                                                     197.3ns
                                          Symmetric Cycle Time =
                                                                        325.5ns
Minimum Cycle Time = 267.4ns
```

```
104.7 ns (clockdelay:12.5ns (117.2-104.7))
 ** Minimum Phase 1 High Time =
pipe/mem1/fifo1/(internal)
                                 fall
                                          117.2
                                          103.2
pipe/mem1/fifo1/read_fifo1
                                 rise
                                             103.0
                                    rise
pipe/control/logic/read_fifo1
pipe/control/logic/read_fifo1'
                                     rise
                                                87.7
                                     fall
                                                87.0
pipe/control/logic/GB.LP.I_220
                                               85.5
pipe/control/logic/read_fifo2
                                    rise
                                                46.3
                                     rise
pipe/control/logic/read_fifo2'
pipe/control/logic/GB.LP.I_265
                                     fall
                                                43.6
                                                42.8
pipe/control/logic/valid_pixel
                                     rise
                                                19.6
<pe/control/logic/valid_pixel'
                                     rise
pipe/control/logic/GB.LP.I_139
                                     rise
                                                15.9
                                     fall
                                                15.3
pipe/control/logic/GB.LP.I_165
                                           13.2
pipe/control/logic/PHASE_A
                                 rise
                          rise
                                     11.0
    pixelclk/PHASE_A
           pixel_clk
                          rise
                                      0.0
                                    162.7 ns (clockdelay:6.3ns (169.1-162.7))
 ** Minimum Phase 2 High Time =
multD/coeff_bank/(internal)
                                  fall
                                            169.1
                                          167.3
multD/coeff bank/A ADDR[1]
                                 rise
                                    166.9
control/read addr[1]
                          rise
control/read addr[1]'
                           rise
                                      77.9
                                     69.2
                          fall
 control/GB.LP.I 248
                                     67.8
                          rise
        control/read
                          rise
                                     67.0
 host interface/read
                                     21.0
host interface/read'
                          rise
                                            19.6
host_interface/GB.LP.I_298
                                 fall
host_interface/GB.LP.I_152
                                            17.6
                                 rise
host_interface/GB.LP.I_161
                                 fall
                                            14.3
                                            13.5
                                 rise
host interface/GB.LP.I 290
                                 fall
                                            10.7
host interface/GB.LP.I_155
                          fall
                                      7.4
host_interface/id[2]
                                      7.0
  chip_id[2]/chip_id
                          fall
                          fall
                                      4.9
 chip_id[2]/chip_id'
                                      0.0
          Chip_id[2]
                          fall
 ** Minimum Cycle (Ph1) Time =
                                   158.8 ns (clockdelay:12.9ns (171.7-158.8))
                        fall
                                  171.7
multB/coeff bank/225
                                           169.1
*multB/coeff_bank/(internal)
                                 fall
multB/coeff_bank/A_ADDR[1]
                               rise
                                        168.5
                                  168.2
control/read_addr[1]
                        rise
                                    79.2
control/read_addr[1]'
                         rise
                                   70.4
                        fall
 control/GB.LP.I 248
        control/read
                        rise
                                   69.0
                                   68.2
 host interface/read
                        rise
                                   22.2
host_interface/read'
                        rise
host_interface/GB.LP.I_298
                                         20.8
                               fall
                              rise
                                        18.4
host interface/GB.LP.I 61
host_interface/GB.LP.I_262
host_interface/PHASE A
                          rise
                                     12.2
    pixelclk/PHASE_A
                        rise
                                   11.0
           pixel_clk
                        rise
                                    0.0
 ** Minimum Cycle (Ph2) Time =
                                   197.3 ns (clockdelay:11.5ns (208.8-197.3))
multD/coeff_bank/(internal)
                                fall
                                         208.8
                               rise
                                        208.2
multD/coeff_bank/A_ADDR[1]
                                  207.9
control/read_addr[1]
                        rise
                                   118.9
control/read addr[1]'
                         rise
                                  110.1
 control/GB.LP.I 248
                        fall
```

```
control/read
                          rise
                                    108.7
                          rise
                                    107.9
  host interface/read
host_interface/read'
                                      61.9
                          rise
host_interface/GB.LP.I_298
                                 fall
                                            60.5
                                           58.1
                                rise
 host interface/GB.LP.I_61
                                            54.7
                                 fall
 *host interface/(internal)
                                           54.4
 host interface/GB.LP.I_54
                                rise
 host_interface/GB.LP.I_71
                                fall
                                           51.4
 host_interface/GB.LP.I_68
                                fall
                                           48.2
                                 rise
                                            47.4
 host_interface/GB.LP.I_274
                                 fall
                                            45.7
 host interface/GB.LP.I 159
                                            44.5
 host_interface/GB.LP.I_276
                                 rise
                                         42.7
 host_interface/data_dis
                                          23.0
                               fall
 host interface/data_dis'
                                 rise
                                            21.6
 host_interface/GB.LP.I_149
 host_interface/GB.LP.I_294
                                            19.0
                                 fall
 host_interface/GB.LP.I_152
                                 rise
                                            17.6
 host_interface/GB.LP.I_161
                                            14.3
                                 fall
                                 rise
                                            13.5
 host interface/GB.LP.I_290
                                 fall
                                            10.7
 host interface/GB.LP.I_155
                                       7.4
 host interface/id[2]
                          fall
  chip_id[2]/chip_id
chip_id[2]/chip_id'
                                       7.0
                          fall
                                       4.9
                          fall
                                       0.0
            Chip_id[2]
                          fall
 tv_clkrpt() DONE
 CLOCK PERIOD VIOLATIONS: 0
 tv_verify_clk() DONE
)
   SETUP_HOLD
                                                    Phase 2
   Input name
                              Phase 1
                                                 (setup) (hold)
                           (setup) (hold)
                                                    9.4
                                                            -1.8)
             Addertest
                                                             1.6)
                                                    6.2
       Begin frame_in
                                                    7.9
                                                             1.6)
          Begin row in
                                                            -8.8)
                                                  160.7
            Chip_id[0]
                                                  161.2
                                                            -9.4)
            Chip_id[1]
                                                  162.7
                                                           -10.9)
            Chip_id[2]
                                                            -7.0)
                                                  158.7
            Chip_id[3]
                                                             4.5)
                                                   -1.4
               Data[0]
                                                             2.9)
                                                   -0.3
              Data[10]
                                                   -0.2
                                                             2.6)
              Data[11]
                                                   -0.3
                                                             2.9)
              Data[12]
                                                             3.9)
              Data[13]
                                                   -1.1
                                                             3.1)
                                                   -0.5
              Data[14]
                                                   -0.6
                                                             3.2)
              Data[15]
                                                   -0.8
                                                             3.8)
               Data[1]
                                                             4.0)
                                                   -0.9
               Data[2]
                                                             3.8)
                                                   -0.8
               Data[3]
                                                   -0.8
                                                             3.8)
               Data[4]
                                                   -0.4
                                                             2.9)
               Data[5]
                                                             2.9)
                                                   -0.4
               Data[6]
                                                   -0.7
                                                             3.4)
               Data[7]
                                                   -0.6
                                                             3.3)
               Data[8]
                                                             3.0)
                                                   -0.4
               Data[9]
                                                  160.2
                                                            -8.8)
         Dev select[0]
                                                  160.8
                                                            -9.5)
         Dev select[1]
```

Dev_select[2]

161.1

-9.5)

```
-6.0)
                                                            157.3
          Dev select[3]
                                                ---)
                                                              9.3
                                                                        -2.5)
           End frame in
                                                             20.4
                                                                         0.2)
              End row in
                                                             -0.4
                                                                         4.8)
           Host addr[0]
                                                             -0.4
                                                                         4.8)
           Host addr[1]
                                                             -0.4
                                                                         4.9)
           Host addr[2]
                                                             -0.8
                                                                         5.2)
           Host addr[3]
                                                              0.1
                                                                         4.3)
           Host_addr[4]
                                                              2.5
                                                                         2.6)
                        Ios
                 Multtest
                                                             65.2
                                                                        -9.0)
                                                                       -14.7)
                                    29.3
                                             -22.5)
                                                             28.8
                  N reset
                                                            149.5
                                                                         0.3)
                       0de
                                                             -1.7
                                                                         6.6)
             Pixel in[0]
           Pixel_in[10]
                                                             -1.3
                                                                         6.2)
                                                             -1.1
                                                                         6.0)
            Pixel in[11]
                                                                         5.6)
                                                             -0.7
            Pixel in[12]
                                                             -0.2
            Pixel in[13]
                                                                         5.0)
                                                             -0.9
                                                                         5.7)
            Pixel_in[14]
                                                             -0.6
                                                                         5.4)
            Pixel_in[15]
                                                             -2.3
                                                                         (7.3)
             Pixel in[1]
                                                                         6.6)
                                                             -1.7
             Pixel_in[2]
                                                             -1.8
                                                                         6.8)
             Pixel_in[3]
                                                             -2.2
                                                                         7.2)
             Pixel_in[4]
                                                             -1.9
                                                                         6.9)
             Pixel_in[5]
                                                             -1.6
                                                                         6.6)
             Pixel in[6]
                                                                         6.6)
                                                             -1.7
             Pixel in[7]
             Pixel_in[8]
                                                             -1.6
                                                                         6.5)
             Pixel_in[9]
                                                             -1.5
                                                                         6.4)
                                                                          163
                                                              tan B
 tv input() DONE
                                                thA
                                    ton A
    BACK
)
)
    OUTPUT_DELAY
                                         tod B
                                                                                              ---) (loa:
                                                               (min2=
                                                                            --- max2=
                        (min1=
                                    35.4 \text{ max1} =
                                                     61.5)
 Begin frame out
                                                                                              ---)
                                                                            --- max2=
                                                                                                    (loa
                                    43.0 max1=
                                                     69.1)
                                                               (min2=
                        (minl=
    Begin row out
                                                                                            36.2)
                                                                                                    (loa
                                                     43.4)
                                                               (min2=
                                                                           26.8 \text{ max2} =
                                    26.8 \text{ max1} =
          DR n aDR
                        (min1=
                                                                                            59.7)
                                                                                                    (loa
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                     0.0 \text{ max1}=
                                                     59.7)
                        (min1=
            Data[0]
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                                                                            59.4)
                                                                                                     (loa
                                     0.0 \text{ max1} =
                                                     59.4)
          Data[10]
                        (min1=
                                                                            0.0 \text{ max2} =
                                                                                            59.3)
                                                                                                    (loa
                                                     59.3)
                                                               (min2=
          Data[11]
                        (min1=
                                     0.0 \text{ max1}=
                                     0.0 \text{ max1}=
                                                     59.3)
                                                                            0.0 \text{ max2} =
                                                                                            59.3)
                                                                                                    (loa
                                                               (min2=
                        (min1=
          Data[12]
                                                                            0.0 \text{ max2} =
                                                                                            59.3)
                                                                                                    (loa
                                                               (min2=
                        (min1=
                                     0.0 \text{ max1}=
                                                     59.3)
          Data[13]
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                                                                            59.2)
                                                                                                    (loa
                                     0.0 \text{ max1}=
                                                     59.2)
          Data[14]
                        (minl=
                                                                                            59.2)
                                                                                                    (loa
                                                                            0.0 \text{ max2}=
                                                     59.2)
                                                               (min2=
                        (min1=
                                     0.0 \text{ max1} =
          Data[15]
                                                                                                   (loa
                                                                                            59.7)
                                                                            0.0 \text{ max2} =
                        (min1=
                                     0.0 \text{ max1}=
                                                     59.7)
                                                               (min2=
            Data[1]
                                                                                            59.7)
                                                                                                   `(loa
                                                     59.7)
                                                               (min2=
                                                                            0.0 \text{ max2}=
                                     0.0 \text{ max1} =
            Data[2]
                        (min1=
                                                                                            59.7)
                                                                                                    (loa
                                                                            0.0 \text{ max2} =
                                     0.0 \text{ max1} =
                                                     59.7)
                                                               (min2=
                        (min1=
            Data[3]
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                                                                            59.6)
                                                                                                     (loa
                        (min1=
                                     0.0 \text{ max1} =
                                                     59.6)
            Data[4]
                                                                                            59.5)
                                                                                                    (loa
                                                     59.5)
                                                                            0.0 \text{ max2} =
                        (min1=
                                     0.0 \text{ max1}=
                                                               (min2=
            Data[5]
                                                                                                    (loa
                                     0.0 max1=
                                                                                            59.5)
                                                     59.5)
                                                               (min2=
                                                                            0.0 \text{ max2} =
                        (min1=
            Data[6]
                                                                            0.0 \text{ max2} =
                                                                                            59.5)
                                                                                                    (loa
                                                               (min2=
                                     0.0 \text{ max1} =
                                                     59.5)
            Data[7]
                        (min1=
                                                                                            59.4)
                                                                                                    (loa
                                                                            0.0 \text{ max2} =
                                     0.0 \text{ max1} =
                                                     59.4)
                                                               (min2=
            Data[8]
                        (min1=
                                                                                            59.4)
                                                                                                    (loa
                                                     59.4)
                                                               (min2=
                                                                            0.0 \text{ max2} =
                        (min1=
                                     0.0 \text{ max1}=
            Data[9]
                                                                                                    (loa
                                                                            --- max2=
                        (min1=
                                    36.0 \text{ max1} =
                                                     45.2)
                                                               (min2=
    End frame out
                                                                                              ---)
                                                                                                    (loa
                                                     49.4)
                                                               (min2=
                                                                            --- max2=
                                    39.6 \text{ max1} =
      End row out
                        (min1=
                                                                           42.5 \text{ max2} =
                                                                                           230.7)
                                                                                                    (loa
                                                    258.2)
                                                               (min2=
        Pix_lsb[0]
                        (min1=
                                    42.5 \text{ max1} =
                                                                                           230.9)
                                                                                                     (loa
                                                               (min2=
                                                                           42.6 \text{ max2} =
                                    42.6 \text{ max1} =
                                                    258.3)
                        (min1=
        Pix lsb[1]
                                                                           42.8 \text{ max2} =
                                                                                           231.1)
                                                                                                    (loa
                                                               (min2=
                        (min1=
                                    42.8 \text{ max1} =
                                                    258.5)
        Pix lsb[2]
                                    41.7 max1=
                                                               (min2=
                                                                           41.7 \text{ max2} =
                                                                                           231.1)
                                                    258.5)
        Pix msb[0]
                        (min1=
```

```
232.6) (loa
                                                          41.7 max2=
                                                 (min2=
      Pix msb[1]
                  (min1=
                           41.7 \text{ max1} = 260.1
                                                          41.8 max2= 233.8) (loa
                                                (min2=
                  (min1=
                           41.8 \text{ max1} = (261.2)
      Pix msb[2]
                                                                      228.6) (loa
                                                          40.7 \text{ max2} =
                           40.7 \text{ max1} = 256.0
                                                 (min2=
   Pixel out[0]
                  (min1=
                                                                      228.2) (loa
                                                          40.4 \text{ max2} =
                           40.4 \text{ max1}=
                                        255.6)
                                                 (min2=
                  (minl=
   Pixel out[10]
                                                          39.9 \text{ max2} =
                                                                      227.5) (loa
                           39.9 \text{ max1} =
                                        254.9)
                                                 (min2=
                  (min1=
   Pixel_out[11]
                                                                      226.7) (loa
                                                          39.2 \text{ max2} =
                           39.2 \text{ max1} =
                                        254.1)
                                                 (min2=
                  (min1=
   Pixel out[12]
                                                                      226.6) (loa
                                                          39.1 \text{ max2} =
                           39.1 \text{ max1} = 254.0
                                                 (min2=
   Pixel out[13]
                  (min1=
                                                          38.9 \text{ max2} = 226.3) (loa
                                                 (min2=
                           38.9 \text{ max1} = 253.8
   Pixel_out[14]
                  (min1=
                                                (min2=
                                                                      227.2) (loa
                                                          38.8 max2=
                  (minl=
                           38.8 \text{ max1} = 254.6
   Pixel_out[15]
                                                          40.6 \text{ max2} =
                                                                      228.5) (loa
                                                 (min2=
    Pixel out[1]
                  (min1=
                           40.6 max1=
                                        255.9)
                                                                      230.0) (loa
                                                 (min2=
                                                          41.8 \text{ max2} =
                 (min1=
                           41.8 \text{ max1} =
                                        257.4)
    Pixel out[2]
                                                          41.4 \text{ max2} =
                                                                      229.4) (loa
                           41.4 \text{ max1} =
                                        256.8)
                                                 (min2=
   Pixel out[3]
                  (min1=
                                                                      229.2) (loa
                           41.2 max1=
                                        256.6)
                                                (min2=
                                                          41.2 max2=
    Pixel_out[4]
                  (min1=
                                                 (min2=
                                                          41.0 \text{ max2} =
                                                                      229.0) (loa
                           41.0 max1=
                                        256.4)
    Pixel_out[5]
                  (minl=
                           40.9 \text{ max1} = 256.2
                                                          40.9 \text{ max2} =
                                                                      228.8) (loa
                                                 (min2=
                  (min1=
    Pixel out[6]
                                                         40.8 \text{ max2} =
                                                                      228.7) (loa
                           40.8 \text{ max1} = 256.1
                                                 (min2=
    Pixel_out[7]
                  (min1=
                                                         40.6 \text{ max2} = 228.4) (loa
                  (minl= 40.6 maxl=
                                                 (min2=
    Pixel out[8]
                                        255.9)
                                                          40.5 max2=
                                                                      228.3) (loa
                  (min1= 40.5 max1= 255.7)
                                                 (min2=
    Pixel_out[9]
                                                          71.0 \text{ max2} = 184.3) (loa
                                                (min2=
                  (min1=
                           71.0 \text{ max1} =
                                        211.8)
            Sign
 tv output() DONE
   BACK
   VIOLATIONS
 INPUT VIOLATIONS: 0
 tv_verify_input() DONE
 OUTPUT VIOLATIONS: 0
 tv_verify_output() DONE
 Internal hold time check (Margin=2.0ns)
 INFO: 4814 Phase 1 latches checked; 0 violations detected
 INFO: 4966 Phase_2 latches checked; 0 violations detected
 INFO: No internal hold time violations detected.
 Internal hold time check done.
 NO VIOLATIONS.
  BACK
 **** END
            Command File 'timing'
ACK
ONFIRM
XIT GENESIL
o ke
 ^^^^^^ GENESIL Client session log is above ^^^^^^^
            vvvvvvv GENESIL Server session log is below vvvvvvvv
```

End of GENESIL session '30_Jan_1'